

GLOBAL JOURNAL OF ENGINEERING SCIENCE AND RESEARCHES

MINIMAL EFFORT APPROACH FOR LBIST

R. Purnasai¹ & P. Koteswara Rao²

Dept of Electronics and Communication Engineering GDM College of Engineering, Nandigama,
Krishna District Ap-521185

ABSTRACT

Amid at-speed check of superior serial ICs exploitation filter based Rationale built in self-test, the integrated circuits activity issue inspired by the connected check trajectories is extensively over that extreme all through its infield operation. Subsequently, control hang may happen all through each move and catch stages, which can burden the circuit underneath check flag moves. At catch, this advancement is presumably going to be erroneously perceived as insufferable from postponing issues. Therefore, a false check comes up short could likewise be created, with ensuing increment in yield misfortune. Amid this paper, we have a tendency to propose 2 ways to deal with reduced the number 46 produced at catch all through the rapidity trial of serial integrated circuits through output based Rationale BIST exploitation the Dispatch On-Move topic. Each methodology increment the connection between neighboring bits of the output chains with importance standard sweep constructed LBIST. Along these lines, the activity issues of the sweep chains at catch is diminished. Thus, the activity issues of the circuit under test at the catch, so the nuclear number 46 at the catch, is also decreased contrasted with customary examine constructed L-BIST. The past approach, from this point forward, expressed as Minimal Effort Approach (MEA), licenses a fifty % lessening inside the most pessimistic scenario size of nuclear number 46 all through standard rationale BIST. It needs a tiny low cost as far as space overhead (of or so one.5 percent by and large), and it doesn't expand the measure of check vectors over the standard output constructed L-BIST to understand a comparative Blame Scope (FC). In addition, contrasted with a couple of late extraordinary arrangements, MEA alternatives a practically identical activity issues inside the sweep chains at the catch, while requiring lower check time and space overhead.

Keywords: BIST, Minimal Effort Approach.

I. INTRODUCTION

The nonstop scaling of microelectronic innovation empowers to continue expanding ICs' combination thickness and exe circuit under test ion. This meets up with new difficulties for framework test and unwavering quality. Specifically, amid atspeed trial of elite circuit under test ICs utilizing examine (for example chip), the IC activity figure (activity issues) initiated by the connected test vectors is fundamentally higher than that accomplished amid it's in field operation [1]. Subsequently, control hang (power dissipation) may occur amid both moves and catch stages, which will back off the circuit under test (circuit under test) flag moves. At catch, this marvel is probably going to be wrongly perceived as because of deferring flaws. Thus, a false test comes up short might be produced, with ensuing increment in yield misfortune [2].

To keep away from this issue during the speed is performed by an ATE, some ATPG approaches have been proposed (e.g., those in [11]). They utilize couldn't care fewer bits (X) to decrease the activity issues at catch by the connected test vectors. Be that as it may, because of the expanding expenses of ATE and the quickly advancing microelectronic innovation, at-speed testing of rationale squares is these days often performed utilizing Rationale Worked in Individual test (LBIST) [4]. LBIST can appear as combinational LBIST, in the event of a combinational circuit under test, or output constructed L-BIST if there should be an occurrence of a successive circuit under test with sweep [6]. In both cases, a straight criticism move enlists (LFSR) produces the test vectors that are given to the circuit under test essential contributions, for combinational LBIST, or to the sweep chain (SC) contributions, for output constructed L-BIST. Both combinational and output constructed L-BIST plans experience the ill effects of the power dissipation-initiated issue at catch depicted previously.

In existing arrangements thought of constructive circuit under test s with output constructed L-BIST embracing an LOS plot, which is as often as possible utilized for a superior chip. Some methodologies have been proposed in the writing to diminish the power dissipation for a mix of LBIST while fewer methodologies exist for output constructed L-BIST. The answers for a mix of LBIST alter the inner structure of customary LFSRs to produce middle of the road test vectors. Vectors are embedded between each couple of unique test vectors and empower to lessen the activity issues of the circuit under test information sources, in this way likewise the entire circuit under test activity issues. Subsequently, POWER DISSIPATION is lessened too. Notwithstanding, these systems are not powerful in lessening power dissipation at a catch in output constructed L-BIST.

In this paper here in activity issues alluded to as Minimal effort Approach (MEA), empowers a diminishment of POWER DISSIPATION at the catch of the 50 percent as for regular output constructed L-BIST. It requires a little cost as far as territory overhead (AO) (of roughly the 1.5 percent overall) and does not expand the quantity of test vectors over those required by ordinary output constructed L-BIST to accomplish the same FC. Contrasted with the current arrangements, likewise ready to diminish the power dissipation at catch in sweep-constructed L-BIST utilizing the LOS conspire, MEA highlights an equivalent activity issues in the output chains amid the use of test vectors (in this manner including a similar lessening of the power dissipation at Catch), while requiring fundamentally bring down test time and zone overhead.

II. RELATEDWORK

The responses for conventional LBIST modify the inward construction of standard LFSRs to make widely appealing test trajectories. Such vectors are inserted between each couple of exceptional test vectors and permit to diminish the activity issues of the circuit under test wellsprings of information, thus in like manner the whole circuit under test activity issues [1]. In this way, power dissipation is decreased too. Regardless, these methodologies are not convincing in decreasing power dissipation at a catch compass constructed L-BIST.




Fig1.Traditional BIST Architectures: To reduce Power dissipation in return - LBIST, the courses of action [9]. Power Dissipation is moderated then again spiking social activity issues fairs yield chains in the midst of the test. This is a productive approach to managing decrease power dissipation at a catch in the midst of yield constructed L-BIST, for both the LOC and the LOS arranges. In any case, it requires a basic augmentation in a number of test vectors, and accordingly tests time, to finish a comparable Point the finger at Extension as with customary yield LBIST.

Catch diminish multi-cycle instruction test plot by deficient recognition. By course of action doesn't on a very simple level influence a number of test vectors appeared differently in relation to conventional yield constructed L-BIST, yet engages to reduce power dissipation at catch just in the midst of breadth constructed L-BIST using the

LOC plot. The course of action changes internal skeleton of regular LBIST, LFSRs to deliver midway test vectors that extension the association adjacent bits stacked in the yield chains of LOS arrangements. The activity issues of the yield chains at catch is lessened with respect to conventional scope constructed LBIST, so that the whole circuit under test activity issues at the catch, in this way the power dissipation at the catch, is diminished.

In [9], a test plan generator with a pre-picked flipping level (PRESTO) is displayed. It enables to scale the activity issues diminish in the yield chains by preselecting a number of move cycles in the midst of which they are stacked with consistent justification values. This is a productive approach to managing decrease power dissipation at a catch in range based BIST using the LOS contrive. Regardless, it requires a basic augmentation in a number of test vectors, likewise tests time, to finish an indistinct FC from with conventional scope constructed L-BIST.

The game plan in [17] installs an additional stage, specifically a "burst" arrange, between the range move and catch stages. The burst organize goes for growing the current drawn from the power supply up to a regard like that devoured by the circuit under test at the catch. Thusly, the inductive piece of POWER DISSIPATION occurs in the midst of the burst organize and vanishes before the catch arrange. Subsequently, the power dissipation at catch will include just of the resistive fragment and will be lower than that with General LBIST. This course of action does not influence the accuse scope and can be used in the midst of yield constructed L-BIST, for both LOC and LOS arranges. Regardless, it extends test time, and likewise the total power used in the midst of test, with its related negative warm effects.

In [19], we starting late proposed an approach to managing diminish Power dissipation at a catch in range constructed LBIST grasping the LOC plot. It enables to decline power dissipation at get up to speed to the 50 percent appeared differently in relation to customary yield constructed L-BIST by supplanting one test vector of the test gathering with a substitute test vector that extends the connection flanked by the tests vectors associated at taking activity issues their catch cycles. Nevertheless, this approach does not extend the connection flanked by neighboring bits of the yield chains, with the objective that it is not fruitful in lessening power dissipation at a catch in scope constructed L-BIST getting the LOS plot.

III. PROPOSED WORK

Minimal Effort Approach (MEA)

To diminish the activity issues of all sweep chains between the signal n^{th} move Clock Signal and the last move Clock Signal, MEA builds the relationship in the middle of restrictively "changing" $n-1$ bits, out of the n bits to be stacked in the output chains. Fig. 2 indicates how our approach alters the bits b_i ($i = 2::n$) of each output chain ($m = 1::s$). Specifically, at the last move Clock signal. all bits b_i ($i = 2::n$) that would not change rationale esteem between the n^{th} and the $(n-1)^{\text{th}}$ move CKs are not changed (i.e., $b_i(n)$ keeps a similar esteem it had at the past move clock signal $b_i(n-1)$); all bits b_i ($i = 2::n$) that would change rationale esteem between the n^{th} and the $(n-1)^{\text{th}}$ move clock signals are substituted by an arbitrary piece, meant by R, that can just originate from one of the yields of the LFSR itself, as recommended. With respect to main piece stacked into each sweep chain m , so as to assess whether it changes rationale esteem between the last and one step previous last clock signal and apply the bit adjustment methodology portrayed above, we would need to contrast it with the circuit under test yield bit stacked into SFF_n at the past catch cycle, whose recognizable proof would require to perform circuit under test rationale reproduction. To rearrange the utilization of our approach, we have thusly picked not to change the rationale estimation of bit b_1 . We have checked that, because of the standard long length of output chains of genuine ICs, this decision minimally activity Fig 4. this figure represents that data fetch from the memory the proceed further state block. read module from the following pins of clear signal read write status signal follow by memory input signal based on the input memory out is fed to the line_62 and line_65 to, additionally appeared in figure, the bit Signal r can be shaped from any yield of the Linear FSR.




Fig 2 Flow diagrams represents containing the clock signal, clear , signature, and secret key value. Based on this value it states that either condition is pass or fail.






Fig 3. this figure represents that the misr process fed through the analyzer model stated that fail or pass.





from this figure 5a) and b) represents that the counter block reach every 60th cycle pass through he memory write block and the same time remaining data fetch and passthrough to memory read module.



The above two figure Fig 6a) and 6b) pointed our library model and its related data are processes further to the input of the signal to read and write module. The proposed equipment usage is spoken to in Fig. 6, for the case in which the profundity of the longest chain(s) is n . As appeared in above figure, for each sweep chain m , our approach requires 1 multiplexer (M1), a 2-input AND, and a 2-input XOR. At each move CK, M1 permits to stack in the sweep chain m : 1) the bits given on the PS yield O_m (as in Conv-LBIST), when $sel = 0$; 2) bits with an irregular esteem R when setting = 1. At the point when the control flag $int = 0$, the AND entryway permits to make set = 0, in this way stacking into the sweep chain m the bits given on the PS yield O_m . Rather, when $int = 1$, contingent upon the estimation of the mod flag created by the XOR door, M1 chooses whether to drive the rationale esteem on O_m or the arbitrary esteem R in the sweep chain m . The flag int must be equivalent to 0 in the principal move CK keeping in mind the end goal to stack into the output chain the main unmodified piece, as required by our approach. At that point, in the rest of the $n-1$ move CKs, the flag int is equivalent to 1 keeping in mind the end goal to empower to adjust the bits to be stacked into the output chain m , when required by our approach.

Concerning the misr, at each move Clock signal, it looks at the rationale esteem at the power yield (to be stacked into the sweep flip-flounder flip-flop at the accompanying movement CLOCK SIGNAL) with the rationale esteem b_n stacked at the yield of SFF $_n$. In this manner, the XOR makes mod = 0, if $O_m = b_n$ (or, identically, if the incentive to be stacked by PS into the sweep chain at the following movement CLOCK SIGNAL is equivalent to the incentive at the SFF $_n$ yield), in this manner demonstrating that the rationale estimation of bit b_n (yield of SFF $_n$) at the following movement CLOCK SIGNAL ought to be equivalent to the PS yield O_m . Rather, the XOR makes mod = 1, if $O_m \neq b_n$ (or, proportionately, if the incentive to be stacked by PS into the sweep chain at the following movement CLOCK SIGNAL is unique in relation to the incentive at the SFF $_n$ yield), along these lines demonstrating that the rationale estimation of bit b_n (yield of SFF $_n$) at the following movement CLOCK SIGNAL ought to be an arbitrary esteem R . As additionally appeared in figure, the bit Signal r can be shaped from any yield of the Linear FSR.

IV. CONCLUSION

In this paper, a novel programmable rationale BIST controller was proposed to encourage at-speed test for the plan with different clock spaces and numerous clock frequencies. Furthermore, a static examination technique is additionally proposed to streamline the BIST test design allotment for testing the at-speed blames in various intra/entomb clock spaces. Preparatory exploratory outcomes demonstrated that the proposed programmable BIST controller has adequate territory overhead while the propose design allocation calculation is viable to accomplish higher at speed test scope

REFERENCES

- [1] P. Girard, et al., "A modified clock scheme for a low power BIST test pattern generator," in *Proc. IEEE VLSI Test Symp.*, 2001, pp. 306–311.
- [2] S. M. Reddy, et al., "A low power pseudo-random BIST technique," in *Proc. IEEE Int. On-Line Testing Workshop*, 2002, pp. 140–144.
- [3] M. Tehranipoor, M. Nourani, and N. Ahmed, "Low transition LFSR for BIST-based applications," in *Proc. 14th Asian Test Symp.*, 2005, pp. 138–143.
- [4] Y. Huang and X. Lin, "Programmable logic BIST for at-speed test," in *Proc. 16th Asian Test Symp.*, 2007, pp. 295–300.
- [5] I. Polian, A. Czutro, S. Kundu, and B. Becker, "Power droop testing," *IEEE Des. Test Comput.*, vol. 24, no. 3, pp. 276–284, May/ Jun. 2007.
- [6] M. Nourani, M. Tehranipoor, and N. Ahmed, "Low-transition test pattern generation for BIST-based applications," *IEEE Trans. Comput.*, vol. 57, no. 3, pp. 303–315, Mar. 2008.
- [7] X. Lin, E. Moghaddam, N. Mukherjee, and J. Tyszer, "Power aware embedded test," in *Proc. IEEE Asian Test Symp.*, 2011, pp. 511–516. [8] Y. Sato, S. Wang, T. Kato, K. Miyase, and S. Kajihara, "Low power BIST for scan-shift and capture power," in *Proc. IEEE 21st Asian Test Symp.*, 2012, pp. 173–178.
- [8] J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeu-Dostie, "Test generator with preselected toggling for low power built-in self-test," in *Proc. IEEE VLSI Test Symp.*, 2012, pp. 1–6.
- [9] A. Mishra, N. Sinha, Satdev, V. Singh, S. Chakravarty, and A. D. Singh, "Modified scan flip-flop for low power testing," in *Proc. Asian Test Symp.*, 2010, pp. 367–370.
- [10] X. Wen, Y. Yamashita, S. Kajihara, L.-T. Wang, K. Saluja, and K. Kinoshita, "On low-capture-power test generation for scan testing," in *Proc. IEEE VLSI Test Symp.*, 2005, pp. 265–270.
- [11] E. Moghaddam, J. Rajski, and S. Reddy, "At-speed scan test with low switching activity," in *Proc. IEEE VLSI Test Symp.*, 2010, pp. 177–182.
- [12] L.-T. Wang, C. Stroud, and N. Touba, *System-on-Chip Test Architectures: Nanometer Design for Testability*. San Mateo, CA, USA: Morgan Kaufmann, Nov. 2007.
- [13] G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, "Logic BIST for large industrial designs: Real issues and case studies," in *Proc. IEEE Int. Test Conf.*, 1999, pp. 358–367.
- [14] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figueras, S. Manich, P. Texeira, and M. Santos, "Low-energy BIST design: Impact of the LFSR TGP parameters on the weighted switching activity," in *Proc. IEEE Int. Symp. Circuits Syst.*, 1999, pp. 110–113.
- [15] S. Wu, L.-T. Wang, L. Yu, H. Furukawa, X. Wen, W.-B. Jone, N. A. Touba, F. Zhao, J. Liu, H.-J. Chao, F. Li, and Z. Jiang, "Logic BIST architecture using staggered launch-on-shift for testing designs containing asynchronous clock domains," in *Proc. IEEE Int. Symp. Defect Fault Tol. VLSI Syst.*, 2010, pp. 358–366.
- [16] P. Pant and J. Zelman, "Understanding power supply droop during atspeed scan testing," in *Proc. IEEE VLSI Test Symp.*, 2009, pp. 227–232.
- [17] B. Nadeau-Dostie, K. Takeshita, and J.-F. Cote, "Power-aware atspeed scan test methodology for circuits with synchronous clocks," in *Proc. IEEE Int. Test Conf.*, 2008, pp. 1–10.
- [18] M. Omana, D. Rossi, F. Fuzzi, C. Metra, C. Tirumurti, and R. Gali- ~ vanche, "Novel approach to reduce power droop during scan based logic BIST," in *Proc. IEEE Eur. Test Symp.*, May 27–31, 2013, pp. 1–6.
- [19] M. Omana, D. Rossi, E. Beniamino, C. Metra, C. Tirumurti, and R. ~ Galivanche, "Power droop reduction during launch-on-shift scan based logic BIST," in *Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI*
- [20] Nanotechnology Syst., Amsterdam, The Netherlands, 2014, pp. 21–26.

- [21]P. Pant, J. Zelman, G. Colon-Bonet, J. Flint, and S. Yurash, “Lessons from at-speed scan deployment on an Intel Itanium microprocessor,” in *Proc. IEEE Int. Test Conf.*, 2010, pp. 1–8.
- [22]J. Rajski, N. Tamarapalli, and J. Tyszer, “Automated synthesis of large phase shifters for built-in self-test,” in *Proc. Int. Test Conf.*, 1998, pp. 1047– 1056.
- [23]Z. Sheng, S.C. Seth and B.B. Bhattacharya, “On Finding Consecutive Test Vectors in a Random Sequence for Energy-Aware BIST Design,” in *Proc. Int. Conf. on VLSI Design*, pp. 491-496, 2005.
- [25]M. Beck, O. Barondeau, M. Kaibel, F. Poehl, X. Lin, and R. Press, “Logic Design for On-chip test Clock Generation – Implementation Details